




FIG. 3






### MAPPING HARDWARE MODELS TO RECONFIGURABLE BOARDS



	F11	F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44
F11	1	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0
F12	1	1	1	1	0	1	0	0	0	1	0	0	0	1	0	0
F13	1	1	1	1	0	0	1	0	0	0	1	0	0	0	1	0
F14	1	1	1	1	0	0	0	1	0	0_	0	1	0	0	0	1
F21	0	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0
F22	1	1	0	0	1	1	1	1	0	1	0	0	0	1	0	0
F23	0	0	1	0	1	1	1	1	0	0	1	0	0	0	1	0
F24	0	0	0	1	1	1	1	1_	0	0	0	1	0	0	0	1
F31	0	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0
F32	1	1	0	0	0	1	0	0	1	1	1	1	0	1	0	0
F33	0	0	1	0	0	0	1	0	1	1	1	1	0	0	1	0
F34	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0	1
<b>F</b> 41	0	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1
F42	1	1	0	0	0	1	0	0	0	1	0	0	1	1	1	1
F43	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	1
ੂੰF44	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1	1






FIG. 9




FIG. 10




FIG. 11

## ADDRESS POINTER INITIALIZATION




FIG. 12

#### EACH SEM-FPGA CHIP




FIG. 13




FIG. 14





FIG. 15







FIG. 17






FIG. 18




FIG. 19

### DURING EVALUATION




FIG. 20





FIG. 21







FIG. 23






FIG. 25

```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(posedge clock or negedge reset)
    if(Teset)
        q = 0;
    else
        q = d;
endmodule
module example;
    wire d1, d2, d3;
    wire q1, q2, q3;
    reg sigin;
    wire sigout;
    reg clk, reset;
    register reg1 (clk, reset, d1, q1);
    register reg2 (clk, reset, d2, q2);
    register reg3 (clk, reset, d3, q3);
    assign d1 = sigin ^ q3;
    assign d2 = q1 ^q3;
    assign d3 = q2 ^q3;
    assign sigout = q3;
   // a clock generator
   always
   begin
        clk = 0;
        #5;
        clk = 1;
        #5;
   end
   // a signal generator
   always
   begin
       #10;
       sigin = $random;
   end
   // initialization
   initial
   begin
       reset = 0;
       sigin = 0;
       #1;
       reset =1;
       $monitor($time, " %b, %b", sigin, sigout);
       #1000 $finish;
   end
   end module
```




FIG. 27

```
input clock, d, reset;
         output q;
         reg q;
         always@(postedge clock or negedge reset)
                                                              Register Definition
            if(~reset)
               q = 0
                                                                      900
            else
               q = d;
        endmodule
        module example;
            wire d1, d2, d3;
                                     wire interconnection info
            ware q1, q2, q3;
                                            907
            reg sigin; 🔸
                                        Test-bench input -- 908
            wire sigout; 🗻
                                        Test-bench output -- 909
            reg clk, reset;
        S1 register reg 1 (clk, reset, d1, q1);
        S2 register reg 2 (clk, reset, d2, q2);
                                                   Register component
        S3 register reg 3 (clk, reset, d3, q3);
                                                            901
        S4 assign d1 = sigin ^ q3;
        S5 assign d2 = q1 ^ 3;
                                         Combinational component
        S6 assign d3 = q2 ^q3;
        S7 assign signout = q3;
                                                902
           // a clock generator
           always
           begin
S8
                                      Clock component
              clk = 0;
              #5;
                                              903
              clk = 1;
              #5:
           end
           // a signal generator
           always
           begin
                                       Test-bench component (Driver)
S9
              #10;
              sigin = $random;
                                            904
           end
                                                                           FIG. 28
           // initialization
           initial
           begin
              reset = 0;
                                       Test-bench component (initialization)
S<sub>10</sub>
              sigin = 0;
              #1:
                                              905
              reset = 1;
S11
              #5:
              $monitor($time, "%b, %b", sigin, sigout);
S12
                                                          Test-bench component (monitor)
              #1000 $finish:
           end
                                                                  906
           end module
```

module register (clock, reset, d, q);

The same one of the stands

i ză

man mala

mm. some

1 and 1

į "ž

### SIGNAL NETWORK ANALYSIS




FIG. 29

# SOFTWARE/HARDWARE PARTITION RESULT




FIG. 30

### HARDWARE MODEL






FIG. 31

### **PARTITION RESULT #1**



(IGNORE I/O AND CLOCK EDGE REGISTER)

### **PARTITION RESULT #2**



(IGNORE I/O AND CLOCK EDGE REGISTER)

### LOGIC PATCHING





FIG. 34







FIG. 35







FIG. 35

## I/O PIN OVERVIEW OF **FPGA LOGIC DEVICE**

FPGA: 10K130V, 10K250V with 599-pin PGA package




pins

45 Dedicated I/O pins:

GCLK, BUS[31..0], F\_RD, FDDATAXSFR, SHIRWIN, DEV\_CLRN

## FPGA INTERCONNECT BUSES



## **BOARD CONNECTION - SIDE VIEW**




FIG. 38(A)




FIG. 38(B)

## SIX-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG. 39

## FPGA ARRAY CONNECTION BETWEEN BOARDS




FIG. 40(A)




FIG. 40(B)




FIG. 41(A)




FIG. 41(B)





FIG. 41(C)



The property of the property o

FIG. 41(D)





FIG. 41(E)



H H The trade if H A' H H H H H H H H

FIG. 41(F)





FIG. 42



## TWO-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH





FIG. 44






FIG. 47

### SIMULATION SERVER ARCHITECTURE




FIG. 48




FIG. 49

## **JOB SWAPPER**





FIG. 50



PRIORITY I 
$$\begin{cases} JOB A \\ JOB B \end{cases}$$
PRIORITY II 
$$\begin{cases} JOB C \\ JOB D \end{cases}$$

## TIME-SHARED HARDWARE USAGE:




FIG. 52




FIG. 53

Anne den Arte des Anne de B

1 -The state

## COMMUNICATION HANDSHAKE PROTOCOL





FIG. 54



Server

Client




FIG. 56




FIG. 57




FIG. 58

## EVALFSM - EVAL Finite State Machine in each FPGA logic device




FIG. 59

## MEMORY READ DATA DOUBLE BUFFER




FIG. 60

## SIMULATION WRITE/READ CYCLE







FIG. 61






## Typical User Design of PCI Add-on Cards




M. Hans Mills

## **Typical Hardware/Software Co-Verification**



**FIG. 65** 

# Typical Co-Verification by Using Emulator




: running time at emulation speed


The rest of the target system is running at full speed.

**FIG.** 66

## **SIMULATION**



## **CO-VERIFICATION WITHOUT EXTERNAL I/O**



**FIG. 68** 

## **CO-VERIFICATION WITH EXTERNAL I/O**





FIG. 69

#### **CONTROL OF DATA-IN CYCLE**



**FIG. 70** 

### **CONTROL OF DATA-OUT CYCLE**






FIG. 71


### **CONTROL OF DATA-IN CYCLE**



**FIG. 72** 


### **CONTROL OF DATA-OUT CYCLE**







**FIG. 74** 


### SHIFT REGISTER



## HOLD TIME ASSUMPTION FOR SHIFT REGISTER







### **CLOCK GLITCH PROBLEM**





FIG. 77(B)


### **TIMING ADJUSTMENT BY ADDING DELAY**



(Prior Art)

FIG. 78

### **GLOBAL RETIMING**




#### Legend

Controlled by the global reference clock.

FSM and I/O registers for retiming control.

(Prior Art)

FIG. 79









FIG. 80(B)

### TIGF DFF





### **GLOBAL TRIGGER SIGNAL**



the state of the s

### **RCC System**




FIG. 83

the private correspond to the control of the contro




FIG. 84

### SINGLE-ROW FPGA PER BOARD




FIG. 85

### TWO-ROW FPGA PER BOARD




FIG. 86

### THREE-ROW FPGA PER BOARD




FIG. 87

### FOUR-ROW FPGA PER BOARD




FIG. 88

# INTERCONNECT FOR THREE-ROW PER BOARD

I/O Signals	Odd Board	Even Board	Common Board
	Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
FPGA2_N	C1	S1	C1, S1
FPGA2_NH	C2	S3	C2, S3
FPGA1_NH	C3	S2	C3, S2
FPGA0_S	S4	C4	C4, S4
FPGA0_SH	<b>S</b> 5	C6	C6, S5
FPGA1_SH	S6	C5	C5, S6

The first term care or care or a new ment and care, such and a care or are the care of the first term to the first term

FIG. 90




FIG. 91




FIG. 92

### **Clock Specification**




FIG. 93

### Clock Generation Scheduler w/ Slices




FIG. 94

### Clock Generation Slice




FIG. 95

### Clock Generation Scheduler and Slices




FIG. 96





FIG. 97






FIG. 98B